EXTRACT_ENABLE Example (VHDL) - 2022.1 English

Vivado Design Suite User Guide: Synthesis (UG901)

Document ID
UG901
Release Date
2022-06-06
Version
2022.1 English

signal my_reg : std_logic;

attribute extract_enable : string;

attribute extract_enable of my_reg: signal is "no";