The delay time control statement [# (pound)] is:
•Relevant for simulation only.
•Ignored for synthesis.
For more information on Verilog format for Vivado simulation, see this link to the Vivado Design Suite User Guide: Logic Simulation (UG900) [Ref 11].