Behavioral Verilog Module Declaration Example One - 2022.1 English
Vivado Design Suite User Guide: Synthesis (UG901)
Document ID
UG901
Release Date
2022-06-06
Version
2022.1 English
module example (A, B, O);
input A, B;
output O;
assign O = A & B;
endmodule