USE_DSP Example (Verilog) - 2022.1 English
Vivado Design Suite User Guide: Synthesis (UG901)
Document ID
UG901
Release Date
2022-06-06
Version
2022.1 English
(* use_dsp = "yes" *) module test(clk, in1, in2, out1);