Supported Generate Statements - 2022.1 English - UG901

Vivado synthesis supports all Behavioral Verilog generate statements:

•generate-loop (generate-for)

•generate-conditional (generate-if-else)

•generate-case (generate-case)