Verilog Example: - 2022.1 English

Vivado Design Suite User Guide: Synthesis (UG901)

Document ID: UG901
Release Date: 2022-06-06
Version: 2022.1 English

(*rw_addr_collision = "yes" *) reg [3:0] my_ram [1023:0];