You can define your own VHDL packages to specify:
•Types and subtypes
•Constants
•Functions and procedures
•Component declarations
Defining a VHDL package permits access to shared definitions and models from other parts of your project and requires the following:
•Package declaration: Declares each of the previously listed elements.
•Package body: Describes the functions and procedures declared in the package declaration.