Modules - 2022.1 English
Vivado Design Suite User Guide: Synthesis (UG901)
Document ID
UG901
Release Date
2022-06-06
Version
2022.1 English
A Verilog design component is represented by a module. Modules must be declared and instantiated.