VHDL Signal Example - 2022.1 English

signal sig1 : std_logic;

attribute dont_touch : string;

attribute dont_touch of sig1 : signal is "true";

....

....

sig1 <= in1 and in2;

out1 <= sig1 and in3;