BLACK_BOX Verilog Example - 2022.1 English

(* black_box *) module test(in1, in2, clk, out1);

 

IMPORTANT:   In the Verilog example, no value is needed. The presence of the attribute creates the black box.