RETIMING_FORWARD Example (Verilog) - 2022.1 English - UG901
Vivado Design Suite User Guide: Synthesis (UG901)
Document ID
UG901
Release Date
2022-06-06
Version
2022.1 English
(* retiming_forward = 1 *) reg my_sig;