Flip-Flops and Registers Reporting - 2022.1 English

Vivado Design Suite User Guide: Synthesis (UG901)

Document ID
UG901
Release Date
2022-06-06
Version
2022.1 English

Registers are inferred and reported during HDL synthesis.

The number of Registers inferred during HDL synthesis might not precisely equal the number of Flip-Flop primitives in the Design Summary section.

The number of Flip-Flop primitives depends on the following processes:

°Absorption of Registers into DSP blocks or block RAM components

°Register duplication

°Removal of constant or equivalent Flip-Flops