A behavioral Verilog module instantiation statement does the following:
•Defines an instance name.
•Contains a port association list. The port association list specifies how the instance is connected in the parent module. Each element of the port association list ties a formal port of the module declaration to an actual net of the parent module.
•Is instantiated in another module. See the following coding example.