Vivado synthesis supports the behavioral Verilog Hardware Description Language (HDL), except as otherwise noted.