The structure of SVM is described as below. It has a svm_dataflow region and control logic region.
There is a iteration loop out of these two regions mentioned above. Its break condition is determined by control logic and maximum iteration config read from DDR.
