This design has CPM5 PCIe Controller 1 enabled in Gen4x8 configuration as an End Point The design targets VPK120 board and it supports Synthesis and Implementation flows This design exercises basic PIO datapath