The BMD example designs and the RP test bench are based on the existing UltraScale+ BMD PCIe example design. The adaptation made are hierarchical reference for signals, Vendor/Device IDs, and configuration space register offset.
Figure 1. CPM5 PCIe BMD
