- This design has CPM4 QDMA0 AXI Bridge mode enabled in Gen4x8 configuration as Root Port
- The design targets VCK190 board and it supports synthesis and implementation flows
- The design implements the Root Complex functionality. It includes the CIPS IP, which enables both CPM and PS