- This design has CPM5 QDMA AXI Bridge mode enabled in Gen4x8 configuration as RootPort
- This design has preset to choose between PCIe Controller 0 and PCIe Controller 1
- The design targets VPK120 board and it supports synthesis and implementation
flows
- The design implements the Root Complex functionality. It includes the CIPS IP, which
enables both CPM and PS