- This design has CPM5 PCIe Controller 1 enabled in Gen4x8 configuration as an End Point
- The design targets VPK120 board and it supports synthesis and implementation flows
- This design exercises the basic PIO datapath and it has bus mastering capability