- This design has two preset options:
- CPM5 PCIe Controller 1 enabled in Gen5x8 configuration as End
Point
- CPM5 PCIe Controller 1 enabled in Gen4x8 configuration as End
Point
- The design targets VPK120 board and it supports synthesis and implementation flows
- This design exercises the basic PIO datapath and it has bus mastering
capability