Each slave port has ARCACHE bits for the read channel, and AWCACHE bits for the write channel that determine how to handle a transaction. In a Master Coherent configuration AXI transactions are also converted to ACE/CCIX transactions according to ARCACHE and AWCACHE, as well as the current cache line state.