Fixed burst is not supported on any AXI or ACE port. System Cache only deals with regular memory handling, fixed burst is more relevant in a queue context.
Most significant address bit is not available dynamically, only to set upper or lower half statically, that is, up to 63 address bits can be used freely from AXI Masters.