The System Cache core is fully synchronous with all interfaces and the
internal function clocked by the ACLK input signal. It is advisable to
avoid asynchronous clock transitions in the system as they add latency and consumes area
resources.