Resets - 3.2 English

PG153 AXI Quad SPI Product Guide

Document ID
Release Date
3.2 English

The core supports active-Low reset input from the AXI interface in all configuration modes. External reset must be synchronous to the AXI clock. The core also supports the internal reset register which generates a local reset signal to the core causing all registers to obtain default settings on each bit.