AXI4 Read-Only Interface (XIP Mode) - 3.2 English

PG153 AXI Quad SPI Product Guide

Document ID
Release Date
3.2 English

In this interface, only the read transactions are allowed from the AXI4 interface. The write transactions are not allowed and are considered an error by the core. The XIP registers are accessible through the AXI4-Lite interface. This mode is most suitable for using flash devices in ROM-based applications.