VDM_MESSAGE_READ (0x0A4) - 3.4 English

Versal Adaptive SoC CPM DMA and Bridge Mode for PCI Express Product Guide (PG347)

Document ID
PG347
Release Date
2024-11-22
Version
3.4 English
Table 1. VDM Message Read (0x0A4)
Bit Default Access Type Description
[31:0]   RO VDM message read

Vendor Defined Message (VDM) messages, st_rx_msg_data, are stored in FIFO in the example design. A read to this register (0x0A4) will pop out one 32-bit message at a time.