This lab describes the process of generating an AMD Versal™
device QDMA design with AXI4
interface connected to network on chip (NoC) IP and DDR memory. This design has the
following configurations:
- AXI4 memory mapped (AXI MM) connected to DDR through the NoC
IP
- Gen3 x 16
- MSI-X interrupts
This lab provides step by step instructions to configure a
Control, Interfaces and Processing System (CIPS) QDMA design and network on
chip (NoC) IP. The following figure shows the
AXI4
Memory Mapped (AXI-MM) interface to DDR using the NoC IP. At the end of this lab, you
can synthesize and implement the design, and generate a Programmable Device Image (PDI)
file. The PDI file is used to program the Versal device and run data traffic on a
system. For the AXI-MM interface host to chip (H2C) transfers, data is read from Host
and sent to DDR memory. For chip to host (C2H) transfers, data is read from DDR memory
and written to host.
This lab targets a xcvc1902-vsvd1760-1LP-e-S-es1 part on a VCK5000 board. This
lab connects to DDR memory found outside the Versal
device. For more information, see QDMA AXI MM Interface to NoC and DDR Lab.