Simulation and Code Generation - 2022.1 English

After a high level graphical design is created using the blocks available in the Vitis Model Composer AI Engine library, it should be simulated interactively in the Simulink environment. This process ensures the functional correctness of the design using the native Simulink functional simulator and displays the results on scopes and graphical displays. The compilation and execution times are generally short at this stage, which helps you to quickly verify the functionality and iterate over the design until the specification requirements are met. The functionally verified design can then be used to generate the dataflow graph using the Vitis Model Composer Hub block. The verification of the dataflow graph can be done using various execution targets which Vitis Model Composer supports to simulate your AI Engine application at different levels of abstraction, accuracy, and speed.