This chapter explains the AMD Versal™ Adaptive SoC DCMAC Subsystem example design and various test scenarios implemented within the example design. The example design runs the packet generator to send a fixed number of packets to the TX AXI4-Stream interface and then monitors the logic read statistics to confirm if a packet was received successfully.
For the DCMAC Subsystem example design, the GT subcore is always in the example design.