Within the DCMAC Subsystem’s register space are per-port
c{0..5}_ctl_rx_pause_enable controls that are 9 bits wide each.
Setting any of those bits enables the DCMAC Subsystem’s corresponding internal pause
timer. Enables 0 to 7 are used to activate the timer function for the corresponding
priority while enable 8 is used to enable the global pause timer.