AMD MPSoC devices are made up of several sections connected to each other. The processor system (PS) is a monolithic block which is connected to the programmable logic (PL) through a set of interconnect tiles. The PL is made up of columns of tiles organized into clock regions as shown in the following figure for the ZU5 architecture.
Figure 1. ZU5 Layout
