PCS Lane Clock Distribution - 3.1 English

UltraScale+ Devices Integrated 100G Ethernet Subsystem Product Guide (PG203)

Document ID
Release Date
3.1 English

The TX interface uses a common clock for all SerDes lanes. However in the RX direction, similar to the distribution of the data streams from the SerDes interface to the PCS lane, the RX PCS lane clocks also change with the operating mode. A hardened clock multiplexer block is used to change the clocking. This Figure illustrates this clock multiplexing by looking at the clock multiplexing required for PCS lanes 0 and 1.

Figure 3-13:      RX PCS Lane0 and Lane1 Clocking

X-Ref Target - Figure 3-13