Multiple clocks are usually acceptable. Xilinx recommends that you ensure that these clocks are expected to propagate on the same clock tree. You must also verify that the paths requirement between these clocks does not introduce tighter requirements than needed for the design to be functional in hardware.
If this is the case, you must use set_clock_groups
or set_false_path
between these clocks on these paths. Any time that you use timing exceptions, you must ensure that they affect only the intended paths.
Important: Because the XDC follows Tcl
syntax and semantics rules, the order of constraints matters. For more information, see
the
Vivado Design Suite User Guide: Using
Constraints (UG903).