Reviewing Timing Constraints - 2020.2 English

UltraFast Design Methodology Guide for Xilinx FPGAs and SoCs

Document ID
Release Date
2020.2 English

You must provide clean timing constraints, along with timing exceptions, where applicable. Bad constraints result in long compile time, performance issues, and hardware failures.

Recommended: Review all Critical Warnings and Warnings related to timing constraints which indicate that constraints have not been loaded or properly applied.