Placement (place_design) - 2020.2 English

UltraFast Design Methodology Guide for Xilinx FPGAs and SoCs

Document ID
UG949
Release Date
2021-02-18
Version
2020.2 English

The Vivado Design Suite placer engine positions cells from the netlist onto specific sites in the target Xilinx device.