FLR Control/Status Register (0x22500) - 1.0 English

Versal ACAP DMA and Bridge Subsystem for PCI Express Product Guide (PG344)

Document ID
Release Date
1.0 English
Table 1. FLR Control/Status Register (0x22500)
Bit Default Access Type Field Description
[31:1] 0 NA Reserved Reserved
[0] 0 RW Flr_status Software write 1 to initiate the Function Level Reset (FLR) for the associated function. The field is kept asserted during the FLR process. After the FLR is done, the hardware de-asserts this field.