Many power consolidation scenarios for Versal devices include combining VCCINT and VCC_RAM together on the printed circuit board. When combining these rails, it is important to consider mitigating the potential for noise coupling from one rail to the other rail, whether that noise be self-induced in the adaptive SoC or the PCB itself.