Skew between clock and data should be within ± 2 ps. Include adaptive SoC package delays for all skew and trace delay calculations.