The Endpoint model test bench for the Bridge core in Root Port configuration is a simple example test bench that connects the Configurator example design and the PCI Express Endpoint model allowing the two to operate like two devices in a physical system. Because the Configurator example design consists of logic that initializes itself and generates and consumes bus traffic, the example test bench only implements logic to monitor the operation of the system and terminate the simulation.
The Endpoint model test bench consists of:
- Verilog source code for all Endpoint model components
- PIO slave design
Figure 1. Endpoint Model for AXI_PCIE Root Port
