Output Generation - 3.2 English

The following files are generated by the IP in Vivado IP integrator:

• Verilog/VHDL Template
• VHDL source files
• VHDL wrapper file in the library work

For details, see the Vivado Design Suite User Guide: Designing with IP (UG896).