MDM Core Interrupts - 3.2 English

MicroBlaze Debug Module LogiCORE IP Product Guide (PG115)

Document ID
Release Date
3.2 English

If the interrupt enable register bit in the JTAG UART control register is set, the UART raises the interrupt signal in the cycle when the TX FIFO goes empty, or in every cycle where the RX FIFO has data available.