The figure below depicts a back-to-back Memory Write to the PIO design.
The next Write transaction is accepted only after wr_busy_o is deasserted by the memory access unit, indicating that data
associated with the first request was successfully written to the memory aperture.
Figure 1. Back-to-Back Write Transactions
