The XDC file provided with the example design for the core identifies the critical signals and the timing constraints that should be applied.
The XDC file provided with the example design for the core identifies the critical signals and the timing constraints that should be applied.