During the board power-on sequence, both gt_reset and reset signals must be High. The transceiver reference clock (GT_REFCLK) and the core free running clocks (INIT_CLK) are expected to be stable during power-on for the proper functioning of the Aurora 8B/10B core.
