Example B: Receiving a Multicycle UFC Message - 11.1 English

This Figure shows an Aurora 8B/10B core with a 4-byte interface receiving an 8-byte message.

Note:   The resulting frame is two cycles long, with m_axi_ufc_rx_tkeep set to 4'hF on the second cycle indicating that all four bytes of the data are valid.