Data Types Allowed on the Boundary of C and SystemVerilog - 2024.1 English

The IEEE Standard for SystemVerilog allows only subsets of C and SystemVerilog data types on the C and SystemVerilog boundary. Provided below are:

1. Details on data types supported in Vivado simulator.
2. Descriptions of mapping between the C and SystemVerilog data types.