From 2021.2 onwards, a new methodology is introduced in Vivado simulator (XSim) to create a realistic functional test bench for a language-independent sub-design unit. This methodology currently works for Verilog/VHDL/System Verilog and mixed design of these languages. To use this methodology, two new Tcl commands are introduced. The usage of this new methodology with a real design is explained in subsequent sections.