The Vivado simulator supports mixed language project files and mixed language simulation. This lets you include Verilog/SystemVerilog (SV) modules in a VHDL design, and vice versa.
The Vivado simulator supports mixed language project files and mixed language simulation. This lets you include Verilog/SystemVerilog (SV) modules in a VHDL design, and vice versa.