This chapter lists layout guidelines specific to the PS MIO and PS-GTR interfaces in the Zynq UltraScale+ MPSoC.