This is a dual-purpose register. When an interrupt occurs, the corresponding
interrupt source bit is set in this register. In readback mode (Get status), the interrupting source can be determined. In writeback mode
(Clear interrupt), the requested interrupt source
bit is cleared.