RTL Kernel Development Flow - 2020.2 English

Vitis Unified Software Platform Documentation: Application Acceleration Development (UG1393)

Document ID
Release Date
2020.2 English

This section explains the two-step process for creating RTL kernels for the Vitis core development kit, which includes:

  1. Package the RTL block as a standard Vivado IP.
  2. Package the RTL kernel into a Xilinx Object (XO) file.

The packaged XO file is a container encapsulating the Vivado IP object (including source files) and associated kernel XML file. Using the Vitis compiler, the XO file can be combined with other kernels, and linked with the target platform and built for hardware or hardware emulation flows.

Important: An RTL kernel will not support software emulation unless you provide a C-model for the kernel as explained in Creating the XO File from the RTL Kernel.